On routability for FPGAs under faulty conditions
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 44 (11) , 1296-1305
- https://doi.org/10.1109/12.475125
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Optimization Of Channel Segmentation For Channelled Architecture FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 9000-gate user-programmable gate arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Third-generation architecture boosts speed and density of field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Logic synthesis for programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Chortle: a technology mapping program for lookup table-based field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AmapPublished by Association for Computing Machinery (ACM) ,1991
- Technology mapping for electrically programmable gate arraysPublished by Association for Computing Machinery (ACM) ,1991
- An architecture for electrically configurable gate arraysIEEE Journal of Solid-State Circuits, 1989
- The effects of wafer to wafer defect density variations on integrated circuit defect and fault distributionsIBM Journal of Research and Development, 1985
- Optimization by Simulated AnnealingScience, 1983