Structure based methods for parallel pattern fault simulation in combinational circuits
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 497-502
- https://doi.org/10.1109/edac.1991.206457
Abstract
The authors present several methods which accelerate fault simulation for combinational circuits using parallel pattern evaluation. The methods are based on an extensive structure analysis of the considered circuit. On the one hand the developed methods aim at a reduction of fan-out stems for which the fault simulation has to be performed and on the other hand at a reduction of gate evaluations during the fault simulation. Of course, all methods support the use of parallel pattern evaluation.Keywords
This publication has 4 references indexed in Scilit:
- A graph compaction approach to fault simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Structure based methods for parallel pattern fault simulation in combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Accelerated Fault Simulation and Fault Grading in Combinational CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Finding Dominators in Directed GraphsSIAM Journal on Computing, 1974