Constraints in p-channel device engineering for submicron CMOS technologies

This publication has 2 references indexed in Scilit:

• Vertical isolation in shallow n-well CMOS circuits
  IEEE Electron Device Letters, 1987
• Design tradeoffs between surface and buried-channel FET's
  IEEE Transactions on Electron Devices, 1985