Necessary and sufficient conditions for reconfigurability in single-track switch WSI arrays

7 January 2003

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

p. 401-412
https://doi.org/10.1109/wafer.1989.47570

Abstract

The fault-tolerance issue for arrays of large numbers of processors is considered. An array grid model based on single-track switches is adopted. Single track requires less hardware overhead and suffers less from possible faults on switches. More significantly, it is possible to establish a very critical necessary and sufficient condition for the reconfigurability of such an array. This is used as the theoretical footing for the reconfiguration algorithm, using global control for the (fabrication-time) yield enhancement. This approach can also effectively deal with failures of switches, wires, and connections to obtain a solution. The simulations conducted indicate that a significant yield enhancement can be achieved.<>

Keywords

This publication has 3 references indexed in Scilit:

Modeling the Effect of Redundancy on Yield and Performance of VLSI Systems
IEEE Transactions on Computers, 1987
Reconfigurable architectures for VLSI processing arrays
Proceedings of the IEEE, 1986
Algorithm 457: finding all cliques of an undirected graph
Communications of the ACM, 1973