A novel elevated source/drain PMOSFET formed by Ge-B/Si intermixing
- 7 August 2002
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 23 (4) , 218-220
- https://doi.org/10.1109/55.992844
Abstract
Driven by strain relaxation, the rapid thermal annealing (RTA) of B-doped Ge on an Si substrate forms graded Si/sub 1-x/Ge/sub x/ layers with B confined inside. Based on this observation of Ge-B/Si intermixing, a novel elevated source/drain (S/D) PMOSFET fabrication process is proposed. The new process consists of three simple steps: (a) selective Ge deposition in S/D regions by conventional LPCVD, (b) B implantation, and (c) RTA for Ge-B/Si intermixing to form S/D extensions to the channel. Fabricated PMOSFETs with sub-100 nm gate lengths display excellent short channel performance.Keywords
This publication has 5 references indexed in Scilit:
- Interpretation of the DLTS spectra of silicon p-n junctions prepared by diffusion techniquePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- 100 nm gate length high performance/low power CMOS transistor structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Observation of dopant-mediated intermixing at Ge/Si InterfaceApplied Physics Letters, 2002
- Short channel characteristics of quasi-single-drain MOSFETsIEEE Electron Device Letters, 2001
- Ultrashallow p+-n junctions formed by diffusion from an RTCVD-deposited B:Ge layerPublished by SPIE-Intl Soc Optical Eng ,1994