Analog logic techniques steer around the noise
- 1 September 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Circuits and Devices Magazine
- Vol. 9 (5) , 18-21
- https://doi.org/10.1109/101.232788
Abstract
CMOS folded source-coupled logic (FSCL) and current-steering logic (CSL), developed to complement conventional CMOS static logic in high-precision mixed-signal applications, are examined. The key feature of FSCL and CSL is the reduction in power-supply noise-current spikes by two orders of magnitude or more compared to conventional CMOS logic. Hence, FSCL and CSL are attractive for the high-speed logic sections of CMOS mixed-mode integrated circuits, while conventional logic is appropriate for the low-speed digital subsections.Keywords
This publication has 6 references indexed in Scilit:
- Synthesis techniques for CMOS folded source-coupled logic circuitsIEEE Journal of Solid-State Circuits, 1992
- A bit-stream digital-to-analog converter with 18-b resolutionIEEE Journal of Solid-State Circuits, 1991
- A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOSIEEE Journal of Solid-State Circuits, 1990
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984
- Integrated injection logic: a new approach to LSIIEEE Journal of Solid-State Circuits, 1972
- Merged-transistor logic (MTL)-a low-cost bipolar logic conceptIEEE Journal of Solid-State Circuits, 1972