ONO inter-poly dielectric scaling for nonvolatile memory applications
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 38 (2) , 386-391
- https://doi.org/10.1109/16.69921
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A high performance CMOS process for submicron 16 Mb EPROMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A model for EPROM intrinsic charge loss through oxide-nitride-oxide (ONO) interpoly dielectricPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Conduction and charge trapping in polysilicon-silicon nitride-oxide-silicon structures under positive gate biasIEEE Transactions on Electron Devices, 1988
- Novel process and device technologies for submicron 4Mb CMOS EPROMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- IIIB-7 evidence of hole flow in silicon nitride for positive gate voltageIEEE Transactions on Electron Devices, 1984
- A low-voltage alterable EEPROM with metal—oxide-nitride—oxide—semiconductor (MONOS) structuresIEEE Transactions on Electron Devices, 1983
- Double polysilicon plate capacitors with oxide/nitride insulatorElectronics Letters, 1982