MULTIPAR: behavioral partition for synthesizing multiprocessor architectures
- 1 March 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 2 (1) , 21-32
- https://doi.org/10.1109/92.273146
Abstract
In this paper, we present methods for scheduling and partitioning behavioral descriptions (e.g., CDFG's) in order to synthesize application-specific multiprocessor systems. Our target application domain is digital signal processing (DSP). In order to meet the user given constraints (such as timing), maximizing the system throughput and minimizing the amount of communication between processors are important. A model of a target processor and the communication device (i.e., bus, FIFO and delay element) is defined as a basis for the synthesis. We use an integer linear programming formulating to solve the partitioning and scheduling problems simultaneously. The optimization complexity for large applications can be reduced by using a simplified formulation. For even larger applications, we propose an iterative partitioning heuristic to solve. Finally, the formulations are extended to take into account of conditional branches, loops, and critical signals.<>Keywords
This publication has 9 references indexed in Scilit:
- Specification partitioning for system designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Partitioning of functional models of synchronous digital systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Parallel architectures for programmable high-speed signal processing devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High — Level SynthesisPublished by Springer Nature ,1992
- A formal approach to the scheduling problem in high level synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Sizing synchronization queuesPublished by Association for Computing Machinery (ACM) ,1991
- Synthesis of application-specific multiprocessor architecturesPublished by Association for Computing Machinery (ACM) ,1991
- CHOPPublished by Association for Computing Machinery (ACM) ,1991
- Architectural partitioning for system level designPublished by Association for Computing Machinery (ACM) ,1989