Parallel architectures for programmable high-speed signal processing devices
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1422-1425 vol.2
- https://doi.org/10.1109/iscas.1990.112398
Abstract
For programmable high-speed digital signal processing devices the proper architecture has to be carefully selected according to the algorithms to be implemented. The appropriate number of arithmetic units depends on the degree of parallelism of the signal processing algorithm. The question of parallelism of algorithms is discussed. For the efficient exploitation of a given signal processor hardware, an appropriate processor schedule is necessary. In two examples different approaches for multiprocessor architectures are discussed.Keywords
This publication has 13 references indexed in Scilit:
- Optimal choice of intermediate latching to maximize throughput in VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Integrated floating point signal processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A unique hardware and software approach for digital signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Synchronous data flowProceedings of the IEEE, 1987
- Design, programming and application of a high-speed multi-processor system for use in digital signal processingSignal Processing, 1984
- On supercomputing with systolic/wavefront array processorsProceedings of the IEEE, 1984
- Completely-pipelined architectures for digital signal processingIEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
- The maximum sampling rate of digital filters under hardware speed constraintsIEEE Transactions on Circuits and Systems, 1981
- Computer architecture for signal processingProceedings of the IEEE, 1975
- Analysis of linear digital networksProceedings of the IEEE, 1975