Loose loops sink chips
- 23 April 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper explores the concept of micro-architectural loops and discusses their impact on processor pipelines. In particular, we establish the relationship between loose loops and pipeline length and configuration,and show their impact on performance. We then evaluate the load resolution loop in detail and propose the distributed register algorithm (DRA) as a way of reducing this loop. It decreases the performance loss due to load mis-speculations by reducing the issue-to-execute latency in the pipeline. A new loose loop is introduced into the pipeline by the DRA, but the frequency of mis-speculations is very low. The reduction in latency from issue to execute, along with a low mis-speculation rate in the DRA result in up to a 4% to 15% improvement in performance using a detailed architectural simulator.Keywords
This publication has 5 references indexed in Scilit:
- Register file design considerations in dynamically scheduled processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Alpha 21264 microprocessor architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power and energy reduction via pipeline balancingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Two-level hierarchical register file organization for VLIW processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power-sensitive multithreaded architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002