A random, distributed algorithm to embed trees in partially faulty processor arrays

This publication has 8 references indexed in Scilit:

• Efficient Embeddings of Binary Trees in VLSI Arrays
  IEEE Transactions on Computers, 1987
• On yield, fault distributions, and clustering of particles
  IBM Journal of Research and Development, 1986
• A Fault-Tolerant Modular Architecture for Binary Trees
  IEEE Transactions on Computers, 1986
• Fault Tolerance in Binary Tree Architectures
  IEEE Transactions on Computers, 1984
• Embedding Tree Structures in VLSI Hexagonal Arrays
  IEEE Transactions on Computers, 1984
• The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors
  IEEE Transactions on Computers, 1983
• Introduction to the configurable, highly parallel computer
  Computer, 1982
• The Binary Tree as an Interconnection Network: Applications to Multiprocessor Systems and VLSI
  IEEE Transactions on Computers, 1981