The Economics of Scan-Path Design for Testability

This publication has 6 references indexed in Scilit:

• Selective pseudo scan
  Published by Association for Computing Machinery (ACM) ,1993
• The interdependence between delay-optimization of synthesized networks and testing
  Published by Association for Computing Machinery (ACM) ,1991
• The Ballast methodology for structured partial scan design
  IEEE Transactions on Computers, 1990
• CrossCheck: a cell based VLSI testability solution
  Published by Association for Computing Machinery (ACM) ,1989
• Gutting chip-testing costs: Designing VLSI circuits for testability is the most efficient way to reduce the relative costs of assuring high chip reliability
  IEEE Spectrum, 1985
• Defect Level as a Function of Fault Coverage
  IEEE Transactions on Computers, 1981