The Ballast methodology for structured partial scan design
- 1 April 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 39 (4) , 538-544
- https://doi.org/10.1109/12.54846
Abstract
An efficient partial scan technique called Ballast (balanced structure scant test) is presented. Scan path storage elements (SPSEs) are selected such that the remainder of the circuit has certain desirable testability properties. A complete test set is obtained using combinatorial automatic test pattern generation (ATPG). Some SPSEs may need to be provided with a HOLD mode; their number is minimized by ordering the registers in the scan path and formatting the test patterns appropriately. This methodology leads to a low area overhead and allows 100% coverage of irredundant faults.Keywords
This publication has 5 references indexed in Scilit:
- An economical scan design for sequential logic test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An incomplete scan design approach to test generation for sequential machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- BALLAST: a methodology for partial scan designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Produktionstest synchroner Schaltwerke auf der Basis von PipelinestrukturenPublished by Springer Nature ,1988
- Data Structures and Network AlgorithmsPublished by Society for Industrial & Applied Mathematics (SIAM) ,1983