An incomplete scan design approach to test generation for sequential machines
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 730-734
- https://doi.org/10.1109/test.1988.207858
Abstract
An incomplete scan design approach to sequential test generation is presented. This approach represents a significant departure from previous methods. First, using an efficient sequential testing algorithm, test sequences are generated for a large number of possible faults in the given sequential circuit. A minimal subset of memory elements is then found, which if made observable and controllable will result in easy detection of the sequentially redundant and irredundant but difficult-to-defect faults. The deterministic test generation algorithm is again used to generate tests for these faults in the modified circuit (the circuit with the identified memory elements made scannable). Detection of all irredundant faults can be guaranteed as in the complete scan design case, but at significantly less area and performance cost.Keywords
This publication has 6 references indexed in Scilit:
- Test generation by activation and defect-drive (TEGAD)Integration, 1985
- RTG: Automatic Register Level Test GeneratorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- EBT: A Comprehensive Test Generation Technique for Highly Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- The Weighted Random Test-Pattern GeneratorIEEE Transactions on Computers, 1975
- A Random and an Algorithmic Technique for Fault Detection Test Generation for Sequential CircuitsIEEE Transactions on Computers, 1971