An economical scan design for sequential logic test generation
- 7 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Concurrent test generation and design for testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testability analysis of synchronous sequential circuits based on structural dataPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The BACK algorithm for sequential test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Designing circuits with partial scanIEEE Design & Test of Computers, 1988
- A novel clocking technique for VLSI circuit testabilityIEEE Journal of Solid-State Circuits, 1984