A high-performance 0.25- mu m CMOS technology. I. Design and characterization

This publication has 11 references indexed in Scilit:

• A high-performance 0.25- mu m CMOS technology. II. Technology
  IEEE Transactions on Electron Devices, 1992
• Sidewall oxidation of polycrystalline-silicon gate
  IEEE Electron Device Letters, 1989
• Design methodology for deep submicron CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
• Submicrometer-channel CMOS for low-temperature operation
  IEEE Transactions on Electron Devices, 1987
• A novel submicron LDD transistor with inverse-T gate structure
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• Design tradeoffs between surface and buried-channel FET's
  IEEE Transactions on Electron Devices, 1985
• Effects of hot-carrier trapping in n- and p-channel MOSFET's
  IEEE Transactions on Electron Devices, 1983
• Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor
  IEEE Transactions on Electron Devices, 1980
• A New Method to Determine Effective MOSFET Channel Length
  Japanese Journal of Applied Physics, 1979
• Design of ion-implanted MOSFET's with very small physical dimensions
  IEEE Journal of Solid-State Circuits, 1974