A unified model for co-simulation and co-synthesis of mixed hardware/software systems
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 180-184
- https://doi.org/10.1109/edtc.1995.470395
Abstract
This paper presents a methodology for a unified co-simulation and co-synthesis of hardware-software systems. This approach addresses the modeling of communication between the hardware and software modules at different abstraction levels and for different design tools. The main contribution is the use of a multi-view library concept in order to hide specific hardware/software implementation details and communication schemes. A system is viewed as a set of communicating hardware (VHDL) and software (C) sub-systems. The same C, VHDL descriptions can be used for both co-simulation and hardware-software co-synthesis. This approach is illustrated by an example.<>Keywords
This publication has 5 references indexed in Scilit:
- System-level synthesis using re-programmable componentsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- System-level modeling and verification: a comprehensive design methodologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An approach for hardware-software codesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A hardware-software codesign methodology for DSP applicationsIEEE Design & Test of Computers, 1993
- Object, message, and performance: how they coexist in SelfComputer, 1992