A survey of digital phase-locked loops
- 1 April 1981
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 69 (4) , 410-431
- https://doi.org/10.1109/proc.1981.11986
Abstract
The purpose of this paper is to present a systematic survey of the theoretical/experimental work accomplished in the area of digital phase-locked loops (DPLL's) during the period of 1960 to 1980. The DPLL represents the heart of the Building blocks required in the implementation of coherent (all digital) communications and tracking receivers. This survey is particularly motivated by the fact that microprocessor technology is advancing rapidly to the extent that sophisticated and flexible signal processing algorithms for communications and control can be realized in the digital domain. In fact, it is anticipated that the use of this signal processing technology will continue to expand rapidly in the development of advanced communications and tracking receivers, e.g., all digital modems. Consequently, one major purpose of this paper is to provide the reader with a survey and an overview of the theoretical and experimental work accomplished to date, thereby offering speedy access to the techniques and hardware developments which have been presented in a scattered literature. In addition, the authors feel that a tutorial article revealing the various theories, their relationships to one another, their shortcomings, their advantages and the assumptions on which each is based, would be of tremendous value to the engineer trying to decide what particular analysis procedure is applicable to his peculiar problem. Consequently, a byproduct of this presentation will be to point out unsolved problems of practical interest. A broad class of digital modulation techniques, viz. I-Q modulations and demodulation, are studied in a rather general way.Keywords
This publication has 41 references indexed in Scilit:
- Stability Analysis of an Nth Power Digital Phase-Locked Loop - Part I: First-Order DPLLIEEE Transactions on Communications, 1980
- A Second-Order Frequency-Aided Digital Phase-Locked Loop for Doppler Rate TrackingIEEE Transactions on Communications, 1980
- Multilevel Quantized DPLL Behavior with Phase- and Frequency-Step Plus Noise InputIEEE Transactions on Communications, 1980
- Simulation of a discrete PLL with variable parametersProceedings of the IEEE, 1979
- Performance of Binary Quantized All Digital Phase-Locked Loop with a New Class of Sequential FilterIEEE Transactions on Communications, 1978
- A Second-Order All-Digital Phase-Locked LoopIEEE Transactions on Communications, 1974
- Discrete-time demodulation of continuous-time signalsIEEE Transactions on Information Theory, 1972
- The Digital Phase-Locked Loop as a Near-Optimum FM DemodulatorIEEE Transactions on Communications, 1972
- Performance of a First-Order Transition Sampling Digital Phase-Locked Loop Using Random-Walk ModelsIEEE Transactions on Communications, 1972
- Phase Noise and Transient Times for a Binary Quantized Digital Phase-Locked Loop in White Gaussian NoiseIEEE Transactions on Communications, 1972