The Dependence of Latch-Up Sensitivity on Layout Features in CMOS Integrated Circuits
- 1 January 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 33 (6) , 1493-1498
- https://doi.org/10.1109/tns.1986.4334629
Abstract
The separated source-to-substrate/well contact diffusion layout commonly used in CMOS IC design has been identified as a primary cause for latch-up sensivity in bulk CMOS devices. FXR testing as well as electrical characterization of latch-up has been conducted on test structures which separately contain either separated or butted source-to-substrate/well layout. SPICE simulations using device parameters derived from the PISCES code have been performed to confirm the experimental results. Reduced substrate resistances and field degraded vertical transistor gains seem to be the reasons for high latch-up immunity of the butted layout. Latch-up free bulk CMOS ICs can be fabricated using the butted layout design rules, which can eliminate costly hardness assurance measures such as 100 % screening.Keywords
This publication has 6 references indexed in Scilit:
- An efficient two-dimensional model for CMOS latchup analysisSolid-State Electronics, 1986
- A CMOS Structure with high latchup holding voltageIEEE Electron Device Letters, 1984
- Layout and bias considerations for preventing transiently triggered latchup in CMOSIEEE Transactions on Electron Devices, 1984
- A better understanding of CMOS latch-upIEEE Transactions on Electron Devices, 1984
- An Integral Charge Control Model of Bipolar TransistorsBell System Technical Journal, 1970
- The Transient Response of Transistors and Diodes to Ionizing RadiationIEEE Transactions on Nuclear Science, 1964