A 1- mu m polysilicon self-aligning bipolar process for low-power high-speed integrated circuits
- 1 August 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 10 (8) , 344-346
- https://doi.org/10.1109/55.31751
Abstract
A double-poly-Si self-aligning bipolar process employing 1- mu m lithography is developed for very-high-speed circuit applications. Epilayer doping and thickness are optimized for breakdown voltages and good speed-power performance. Shallow base-emitter profiles are obtained by combining low-energy boron implantation and rapid thermal annealing (RTA) for the emitter drive-in. A transit frequency f/sub T/=14 GHz at V/sub BC/=-1 V and a current-mode-logic (CML) gate delay of 43 ps at 30 fJ are achieved. For an emitter size of 1.0*2.0 mu m/sup 2/ a minimum power-delay product of 15 fJ is calculated. Circuit performance capability is demonstrated by a static frequency divider operating up to 15 GHz.Keywords
This publication has 7 references indexed in Scilit:
- SHALLOW DOPING PROFILES FOR HIGH-SPEED BIPOLAR TRANSISTORSLe Journal de Physique Colloques, 1988
- 10.7 GHz frequency divider using double layer silicon bipolar process technologyElectronics Letters, 1988
- Process and device related scaling considerations for polysilicon emitter bipolar transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A 30-ps Si bipolar IC using super self-aligned process technologyIEEE Transactions on Electron Devices, 1986
- A high-speed bipolar LSI process using self-aligned double diffusion polysilicon technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Electron and hole ionization rates in epitaxial silicon at high electric fieldsSolid-State Electronics, 1973
- Ionization Rates of Holes and Electrons in SiliconPhysical Review B, 1964