A low-cost mixed-mode parallel processor architecture for embedded systems

This publication has 9 references indexed in Scilit:

• An Integrated Memory Array Processor for Embedded Image Recognition Systems
  IEEE Transactions on Computers, 2007
• Exploiting mixed-mode parallelism for matrix operations on the HERA architecture through reconfiguration
  IEE Proceedings - Computers and Digital Techniques, 2006
• An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A robust vehicle detecting and tracking system for wet weather conditions using the IMAP-VISION image processing board
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Single processor-pool MSIMD/MIMD architectures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture
  Published by Association for Computing Machinery (ACM) ,2003
• Smart Memories
  Published by Association for Computing Machinery (ACM) ,2000
• Processor autonomy on SIMD architectures
  Published by Association for Computing Machinery (ACM) ,1993
• Parallel architectures for vision
  Proceedings of the IEEE, 1988