An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems
- 28 July 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 33 (2) , 134-145
- https://doi.org/10.1109/isca.2005.11
Abstract
Embedded processors for video image recognition require to address both the cost (die size and power) versus real-time performance issue, and also to achieve high flexibility due to the immense diversity of recognition targets, situations, and applications. This paper describes IMAP, a highly parallel SIMD linear processor and memory array architecture that addresses these trading-off requirements. By using parallel and systolic algorithmic techniques, despite of its simple architecture IMAP achieves to exploit not only the straightforward per image row data level parallelism (DLP), but also the inherent DLP of other memory access patterns frequently found in various image recognition tasks, under the use of an explicit parallel C language (IDC). We describe and evaluate IMAP-CE, a latest IMAP processor, which integrates 128 of 100MHz 8 bit 4-way VLIW PEs, 128 of 2KByte RAMs, and one 16 bit RISC control processor, into a single chip. The PE instruction set is enhanced for supporting IDC codes. IMAP-CE is evaluated mainly by comparing its performance running IDC codes with that of a 2.4GHz Intel P4 running optimized C codes. Based on the use of parallelizing techniques, benchmark results show a speedup of up to 20 for image filter kernels, and of 4 for a full image recognition application.Keywords
This publication has 22 references indexed in Scilit:
- Fast parallel FFT on a reconfigurable computation platformPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A single-chip MPEG2 CODEC for DVD+RWPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Scalable vector processors for embedded systemsIEEE Micro, 2003
- Overcoming the limitations of conventional vector processorsPublished by Association for Computing Machinery (ACM) ,2003
- Why linear arrays are better image processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applicationsIEEE Transactions on Computers, 2000
- Image processing using one-dimensional processor arraysProceedings of the IEEE, 1996
- Efficient image processing algorithms on the scan line array processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- IMAP: INTEGRATED MEMORY ARRAY PROCESSORJournal of Circuits, Systems and Computers, 1992
- Steps toward architecture-independent image processingComputer, 1992