Fast parallel FFT on a reconfigurable computation platform
- 22 March 2004
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Design and analysis of a programmable single-chip architecture for DVB-T base-band receiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A bandwidth-efficient architecture for media processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Raw microprocessor: a computational fabric for software circuits and general-purpose programsIEEE Micro, 2002
- MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applicationsIEEE Transactions on Computers, 2000
- Design and Implementation of the MorphoSys Reconfigurable Computing ProcessorPublished by Springer Nature ,2000
- EPIC: Explicitly Parallel Instruction ComputingComputer, 2000