Design and Implementation of the MorphoSys Reconfigurable Computing Processor

This publication has 16 references indexed in Scilit:

• The RAW benchmark suite: computation structures for general purpose computing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Configurable computing: the catalyst for high-performance architectures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• FPGA and CPLD architectures: a tutorial
  IEEE Design & Test of Computers, 1996
• Design and implementation of the ‘Tiny RISC’ microprocessor
  Microprocessors and Microsystems, 1992
• VLSI architecture for block-matching motion estimation algorithm
  IEEE Transactions on Circuits and Systems for Video Technology, 1992
• A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths
  IEEE Journal of Solid-State Circuits, 1992
• A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic
  IEEE Journal of Solid-State Circuits, 1990
• A family of VLSI designs for the motion compensation block-matching algorithm
  IEEE Transactions on Circuits and Systems, 1989
• A Two's Complement Parallel Array Multiplication Algorithm
  IEEE Transactions on Computers, 1973
• A Suggestion for a Fast Multiplier
  IEEE Transactions on Electronic Computers, 1964