A Regular Fault-Tolerant Architecture for Interconnection Networks

1 July 1985

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers

Vol. C-34 (7) , 677-680
https://doi.org/10.1109/TC.1985.1676608

Abstract

A regular communication architecture for large distributed systems is presented. The system topology consists of n = rm nodes, r ≥2, m ≥ 2, with internode connectivity of (r − 1) m. The system is fault tolerant of (r − 1)m −1 node failures for m ≥ 3.

Keywords

This publication has 13 references indexed in Scilit:

Design and Performance of Generalized Interconnection Networks
IEEE Transactions on Computers, 1983
A Fault-Tolerant Communication Architecture for Distributed Systems
IEEE Transactions on Computers, 1982
Fault Diagnosis in a Boolean n Cube Array of Microprocessors
IEEE Transactions on Computers, 1981
Communication Structures for Large Networks of Microcomputers
IEEE Transactions on Computers, 1981
The Binary Tree as an Interconnection Network: Applications to Multiprocessor Systems and VLSI
IEEE Transactions on Computers, 1981
Distributed fault-tolerance for large multiprocessor systems
Published by Association for Computing Machinery (ACM) ,1980
X-Tree
Published by Association for Computing Machinery (ACM) ,1978
A Graph Model for Fault-Tolerant Computing Systems
IEEE Transactions on Computers, 1976
System Fault Diagnosis: Closure and Diagnosability with Repair
IEEE Transactions on Computers, 1975
On the Connection Assignment Problem of Diagnosable Systems
IEEE Transactions on Electronic Computers, 1967