Hybrid-WSI: a massively parallel computing technology?
- 1 April 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 26 (4) , 50-61
- https://doi.org/10.1109/2.206513
Abstract
It is argued that although it is not yet clear which of the two wafer scale integration (WSI) forms, monolithic or hybrid, will gain the lead to an enabling technology for second-generation massively parallel computers (MPCs), there are noticeably more backers for hybrid-WSI. The application requirements, implementation problems, and engineering issues of MPCs are discussed. In particular, the associative string processor (ASP) modules, which comprise building blocks for second-generation MPC configurations, are described. The progress reported in developing ASP modules is quantitatively extrapolated to other MPC implementations.Keywords
This publication has 9 references indexed in Scilit:
- Process characterization and yield assessment in hybrid wafer scale integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HASP-1002: a hybrid wafer scale associative string processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Electronic packaging in the 1990s: the perspective from EuropeIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1991
- Electronic packaging in the 1990s-a perspective from AsiaIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1991
- Electronic packaging in the 1990s-a perspective from AmericaIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1991
- Associative massively parallel computersProceedings of the IEEE, 1991
- Multichip modules: next-generation packagesIEEE Spectrum, 1990
- Fabrication of high density multichip modulesIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1990
- ASP: a cost-effective parallel microcomputerIEEE Micro, 1988