Digital background calibration of a 10 b 40 M sample/s parallel pipelined ADC
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This time-interleaved pipelined ADC uses monolithic digital background calibration to overcome the effects of the offset and gain mismatches between channels. The contributions here are use of digital background calibration to overcome these mismatches and implementation of these techniques in conjunction with the ADCs on one CMOS IC. Background calibration is done by adding a calibration signal to the ADC input and processing both simultaneously. A potential advantage of this approach is that the calibration signal acts as dither and improves the linearity of the system.Keywords
This publication has 6 references indexed in Scilit:
- A 12 b 128 MSample/s ADC with 0.05 LSB DNLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiersIEEE Journal of Solid-State Circuits, 1997
- An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADCIEEE Journal of Solid-State Circuits, 1995
- An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOSIEEE Journal of Solid-State Circuits, 1993
- A 10 b 50 MHz pipelined CMOS A/D converter with S/HIEEE Journal of Solid-State Circuits, 1993
- Time interleaved converter arraysIEEE Journal of Solid-State Circuits, 1980