Orion: a power-performance simulator for interconnection networks
- 26 June 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Power constrained design of multiprocessor interconnection networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A delay model and speculative architecture for pipelined routersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Alpha 21364 network architectureIEEE Micro, 2002
- Power-efficient Interconnection Networks: Dynamic Voltage Scaling with LinksIEEE Computer Architecture Letters, 2002
- Addressing the system-on-a-chip interconnect woes through communication-based designPublished by Association for Computing Machinery (ACM) ,2001
- Low-power area-efficient high-speed I/O circuit techniquesIEEE Journal of Solid-State Circuits, 2000
- The energy complexity of register filesPublished by Association for Computing Machinery (ACM) ,1998
- The SP2 High-Performance SwitchIBM Systems Journal, 1995
- Virtual-channel flow controlIEEE Transactions on Parallel and Distributed Systems, 1992
- The torus routing chipDistributed Computing, 1986