Low-power area-efficient high-speed I/O circuit techniques
Top Cited Papers
- 1 November 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (11) , 1591-1599
- https://doi.org/10.1109/4.881204
Abstract
We present a 4-Gb/s I/O circuit that fits in 0.1-mm/sup 2/ of die area, dissipates 90 mW of power, and operates over 1 m of 7-mil 0.5-oz PCB trace in a 0.25-/spl mu/m CMOS technology. Swing reduction is used in an input-multiplexed transmitter to provide most of the speed advantage of an output-multiplexed architecture with significantly lower power and area. A delay-locked loop (DLL) using a supply-regulated inverter delay line gives very low jitter at a fraction of the power of a source-coupled delay line-based DLL. Receiver capacitive offset trimming decreases the minimum resolvable swing to 8 mV, greatly reducing the transmission energy without affecting the performance of the receive amplifier. These circuit techniques enable a high level of I/O integration to relieve the pin bandwidth bottleneck of modern VLSI chips.Keywords
This publication has 12 references indexed in Scilit:
- GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level linkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design of High-Performance Microprocessor CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- A 0.4-μm CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitterIEEE Journal of Solid-State Circuits, 1999
- Digital Systems EngineeringPublished by Cambridge University Press (CUP) ,1998
- A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversamplingIEEE Journal of Solid-State Circuits, 1998
- High-speed electrical signaling: overview and limitationsIEEE Micro, 1998
- A semidigital dual delay-locked loopIEEE Journal of Solid-State Circuits, 1997
- Low-jitter process-independent DLL and PLL based on self-biased techniquesIEEE Journal of Solid-State Circuits, 1996
- A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessorIEEE Journal of Solid-State Circuits, 1996
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989