A semidigital dual delay-locked loop

This publication has 7 references indexed in Scilit:

• Analog Versus Digital Control of a Clock Synchronizer for 3 gb/s Data with 3.ov Differential Ecl
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A semi-digital DLL with unlimited phase shift capability and 0.08-400 MHz operating range
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Low-jitter process-independent DLL and PLL based on self-biased techniques
  IEEE Journal of Solid-State Circuits, 1996
• A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM
  IEEE Journal of Solid-State Circuits, 1994
• Precise delay generation using coupled oscillators
  IEEE Journal of Solid-State Circuits, 1993
• PLL design for a 500 MB/s interface
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• A variable delay line PLL for CPU-coprocessor synchronization
  IEEE Journal of Solid-State Circuits, 1988