A semi-digital DLL with unlimited phase shift capability and 0.08-400 MHz operating range
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- Low-jitter and process independent DLL and PLL based on self biased techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAMIEEE Journal of Solid-State Circuits, 1994
- PLL design for a 500 MB/s interfacePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A Variable Delay Line Phase Locked Loop For Cpu-coprocessor SynchronizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988