Design and performance of 0.1- mu m CMOS devices using low-impurity-channel transistors (LICT's)
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 13 (1) , 50-52
- https://doi.org/10.1109/55.144948
Abstract
0.1- mu m CMOS devices using low-impurity-channel transistors (LICTs) with dual-polysilicon gates have been fabricated by nondoped epitaxial growth technology, high-pressure oxidation of field oxide, and electron-beam lithography. These devices, with gate lengths of 0.135 mu m, achieved normal transistor operation at both 300 and 77 K using 1.5-V supply voltage. Maximum transconductances are 203 mS/mm for nMOS transistors and 124 mS/mm for pMOS transistors at 300 K. Low-impurity channels grown on highly doped wells provide low threshold voltages of about 0.35 V for nMOS transistors and about -0.15 V for pMOS transistors at 77 K, and preserve good turn-offs with subthreshold swings of 25 mV/decade at 77 K. LICTs suppress short-channel effects more effectively, compared with conventional devices with nearly uniform dopings.Keywords
This publication has 5 references indexed in Scilit:
- Fabrication of Deep Sub-µm Narrow-Channe1 Si-MOSFET's with Twofold-Gate StructuresJapanese Journal of Applied Physics, 1989
- Sub-100-nm p+-n shallow junctions fabricated by group III dual ion implantation and rapid thermal annealingApplied Physics Letters, 1989
- Design and experimental technology for 0.1-µm gate-length low-temperature operation FET'sIEEE Electron Device Letters, 1987
- Performance and hot-carrier effects of small CRYO-CMOS devicesIEEE Transactions on Electron Devices, 1987
- Three-dimensional device simulator Caddeth with highly convergent matrix solution algorithmsIEEE Transactions on Electron Devices, 1985