Self-Aligned Phosphorus Doped Polysilicon Gate MOS Device Radiation Hardening
- 1 January 1982
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 29 (6) , 1702-1706
- https://doi.org/10.1109/TNS.1982.4336432
Abstract
It is well known that processing steps strongly affect the radiation tolerance of MOS oxides. In this paper we present the effects of the ion implantation to form the source-drain regions of self-aligned polysilicon gate MOSFETs. Radiation hardness varies systematically with the n+ and the p+ ion implantation energies, and the masking polysilicon gate thickness. For a fixed polysilicon thickness, there is an optimum implantation energy allowed to give the best device performance and radiation behavior. Extending the implantation energy beyond the optimum tends to degrade the hardness. This is verified by the capacitor experiments. The shift in n-channel threshold for devices fabricated by the optimum radiation-hardened process developed here is decreased from -6.1V to -1.8V at 3 × 105 rads (Si) total dose. The p-channel threshold at 1 × 106 rads (Si) is decreased by 4.5 volts. The 8-bit Arithmetic Logic Unit (ALU) device from wafer to wafer, and lot to lot can be operated well up to 1 × 106 rads (Si).Keywords
This publication has 6 references indexed in Scilit:
- The Effect of Gate Oxide Thickness on the Radiation Hardness of Silicon-Gate CMOSIEEE Transactions on Nuclear Science, 1981
- Radiation Hardness of LSI/VLSI Fabrication ProcessesIEEE Transactions on Nuclear Science, 1979
- Radiation Hardened P-Surface Channel CCD'sIEEE Transactions on Nuclear Science, 1976
- Processing Effects on Steam Oxide HardnessIEEE Transactions on Nuclear Science, 1976
- Process Optimization of Radiation-Hardened CMOS Integrated CircuitsIEEE Transactions on Nuclear Science, 1975
- Radiation Hardening of P-MOS Devices by Optimization of the Thermal Si02 Gate InsulatorIEEE Transactions on Nuclear Science, 1971