Optimal interconnect diagnosis of wiring networks
- 1 September 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 3 (3) , 430-436
- https://doi.org/10.1109/92.407000
Abstract
Interconnect diagnosis is an important problem in very large scale integration (VLSI), multichip module (MCM) and printed circuit board (PCB) production. The problem is to detect and locate all the shorts, opens and stuck-at faults among a set of nets using the minimum number of parallel tests. In this paper, we present worst-case optimal algorithms and lower bounds to several open problems in interconnect diagnosis.Keywords
This publication has 13 references indexed in Scilit:
- MAXIMAL DIAGNOSIS FOR WIRING NETWORKSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A unified theory for designing optimal test generation and diagnosis algorithms for board interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new framework for analyzing test generation and diagnosis algorithms for wiring interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testing interconnects: a pin adjacency approachPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A functional fault model for sequential machinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Detecting and locating electrical shorts using group testingIEEE Transactions on Circuits and Systems, 1989
- An application of graph coloring to printed circuit testingIEEE Transactions on Circuits and Systems, 1976
- Extremal properties of collections of subsets containing no two sets and their unionJournal of Combinatorial Theory, Series A, 1976
- A theorem on families of setsJournal of Combinatorial Theory, Series A, 1972
- A Remark on Stirling's FormulaThe American Mathematical Monthly, 1955