Instruction buffering to reduce power in processors for signal processing
- 1 December 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 5 (4) , 417-424
- https://doi.org/10.1109/92.645068
Abstract
Power consumption analyzes of embedded processors indicate that a significant amount of power is consumed in accessing memory and in the control path. Based on this, and on the runtime characteristics of signal processing applications, we advocate the use of instruction buffering as a power-saving technique for processors for signal processing and multimedia applications. Two approaches, a decoded instruction buffer (DIB) and a decoded instruction cache, are considered. Performance improvements in representative applications in speech processing such as, the vector sum excited linear prediction (VSELP), linear prediction coding coefficient computation (LPC), and two-dimensional 2-D 8/spl times/8 DCT which is used in image compression, are provided. The reduction in power obtained is between between 25 and 30%.Keywords
This publication has 9 references indexed in Scilit:
- Stage-skip pipeline: a low power processor architecture using a decoded instruction bufferPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Multimedia complex on a chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power analysis of a programmable DSP for architecture/program optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An automatic-power-save cache memory for low-power RISC processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The design of a high performance low power microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- The memory wall and the CMOS end-pointACM SIGARCH Computer Architecture News, 1995
- Power consumption estimation in CMOS VLSI chipsIEEE Journal of Solid-State Circuits, 1994
- Efficient simulation of caches under optimal replacement with applications to miss characterizationPublished by Association for Computing Machinery (ACM) ,1993
- Fast Fourier Transform and Convolution AlgorithmsPublished by Springer Nature ,1982