Minimum number of adders for implementing a multiplier and its application to the design of multiplierless digital filters
- 1 July 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 42 (7) , 453-460
- https://doi.org/10.1109/82.401168
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- A polynomial-time algorithm for designing digital filters with power-of-two coefficientsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Applications of simulated annealing for the design of special digital filtersIEEE Transactions on Signal Processing, 1992
- Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitudeIEEE Transactions on Circuits and Systems, 1990
- Multiplier policies for digital signal processingIEEE ASSP Magazine, 1990
- Finite precision design of optimal linear phase 2-D FIR digital filtersIEEE Transactions on Circuits and Systems, 1989
- A simple design of FIR filters with powers-of-two coefficientsIEEE Transactions on Circuits and Systems, 1988
- Design of cascade form FIR filters with discrete valued coefficientsIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- FIR filter design over a discrete powers-of-two coefficient spaceIEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
- A computer program for designing optimum FIR linear phase digital filtersIEEE Transactions on Audio and Electroacoustics, 1973