Improving trace cache effectiveness with branch promotion and trace packing
- 27 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- A fill-unit approach to multiple instruction issuePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Improving branch prediction accuracy by reducing pattern history table interferencePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Trace cache: a low latency approach to high bandwidth instruction fetchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Alternative fetch and issue policies for the trace cache fetch mechanismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-orderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improving CISC instruction decoding performance using a fill unitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995
- A comparative analysis of schemes for correlated branch predictionPublished by Association for Computing Machinery (ACM) ,1995
- Branch classificationPublished by Association for Computing Machinery (ACM) ,1994
- Hardware Support For Large Atomic Units in Dynamically Scheduled MachinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Checkpoint repair for out-of-order execution machinesPublished by Association for Computing Machinery (ACM) ,1987