Lneuro 1.0: a piece of hardware LEGO for building neural network systems
- 1 May 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Neural Networks
- Vol. 3 (3) , 414-422
- https://doi.org/10.1109/72.129414
Abstract
Neural network simulations on a parallel architecture are reported. The architecture is scalable and flexible enough to be useful for simulating various kinds of networks and paradigms. The computing device is based on an existing coarse-grain parallel framework (INMOS transputers), improved with finer-grain parallel abilities through VLSI chips, and is called the Lneuro 1.0 (for LEP neuromimetic) circuit. The modular architecture of the circuit makes it possible to build various kinds of boards to match the expected range of applications or to increase the power of the system by adding more hardware. The resulting machine remains reconfigurable to accommodate a specific problem to some extent. A small-scale machine has been realized using 16 Lneuros, to experimentally test the behavior of this architecture. Results are presented on an integer version of Kohonen feature maps. The speedup factor increases regularly with the number of clusters involved (to a factor of 80). Some ways to improve this family of neural network simulation machines are also investigated.Keywords
This publication has 18 references indexed in Scilit:
- Higher speed transputer communication using shared memoryMicroprocessors and Microsystems, 1991
- An 11-million Transistor Neural Network Execution EnginePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Neural trees: a new tool for classificationNetwork: Computation in Neural Systems, 1990
- A CCD based neural network integrated circuit with 64K analog programmable synapsesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Smart: How to Simulate Huge NetworksPublished by Springer Nature ,1990
- Fast Generation of Neuro-ASICsPublished by Springer Nature ,1990
- Learning in feedforward layered networks: the tiling algorithmJournal of Physics A: General Physics, 1989
- Neural network simulation on a massively parallel cellular array processor: AAP-2Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Neural network simulation at Warp speed: how we got 17 million connections per secondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- The creation of Delta: a new concept in ANS processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988