IBM's S/390 G5 microprocessor design
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 19 (2) , 12-23
- https://doi.org/10.1109/40.755464
Abstract
The S/390 G5, the latest generation IBM mainframe system, more than doubles the performance of its predecessor. The microprocessor used in the system is a sophisticated CISC processor that features a large cache and a very high clock frequency to achieve excellent performance. We discuss the microarchitecture of the processor followed by a description of how this processor is integrated into the system. Finally, we consider the state-of-the-art reliability and availability features that make this mainframe system unique.Keywords
This publication has 7 references indexed in Scilit:
- The S/390 G5 floating point unit supporting hex and binary architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Early resolution of address translation in cache designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- IBM's S/390 G5 microprocessor designIEEE Micro, 1999
- A 400-MHz S/390 microprocessorIEEE Journal of Solid-State Circuits, 1997
- IBM S/390 Parallel Enterprise Servers G3 and G4IBM Journal of Research and Development, 1997
- CMOS floating-point unit for the S/390 Parallel Enterprise Server G4IBM Journal of Research and Development, 1997
- A high-frequency custom CMOS S/390 microprocessorIBM Journal of Research and Development, 1997