An integrated CAD environment for low-power design
- 1 January 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 13 (2) , 72-82
- https://doi.org/10.1109/54.500202
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Exploring the algorithmic design space using high level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-level power estimationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Architectural power analysis: The dual bit type methodIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- Optimizing power using transformationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Fast prototyping of datapath-intensive architecturesIEEE Design & Test of Computers, 1991
- IRSIM: an incremental MOS switch-level simulatorPublished by Association for Computing Machinery (ACM) ,1989
- Analysis of linear digital networksProceedings of the IEEE, 1975