Optimization of address generator hardware
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 325-329
- https://doi.org/10.1109/edtc.1994.326857
Abstract
This paper describes an optimization process specific to address generation hardware. By examining a set of pre-defined address sequences at both the word- and bit-levels, a pool of possible hardware solutions may be created from which a global, optimal, bit-level implementation must be found which covers all address sequences. Optimization is completed following a generally iterative method and the resulting architecture may be further improved using generic logic synthesis. The whole process has been implemented in the tool ZIPPO and results for industrially relevant examples are presented.Keywords
This publication has 4 references indexed in Scilit:
- Synthesis of address generatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Address generation for array access based on modulus m countersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PHIDEO: a silicon compiler for high speed algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Memory synthesis for high speed DSP applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002