A framework and method for hierarchical test generation
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (1) , 45-67
- https://doi.org/10.1109/43.108618
Abstract
No abstract availableKeywords
This publication has 21 references indexed in Scilit:
- Hierarchical test pattern generation based on high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical test generation using precomputed testsd for modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Circuit partitioning for logic synthesisIEEE Journal of Solid-State Circuits, 1991
- Corolla based circuit partitioning and resynthesisPublished by Association for Computing Machinery (ACM) ,1990
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A hierarchical approach test vector generationPublished by Association for Computing Machinery (ACM) ,1987
- Testing Strategy and Technique for Macro-Based CircuitsIEEE Transactions on Computers, 1985
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- Controllability/observability analysis of digital circuitsIEEE Transactions on Circuits and Systems, 1979
- A Logic System for Fault Test GenerationIEEE Transactions on Computers, 1976