Clock routing for high-performance ICs
Top Cited Papers
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 573-579
- https://doi.org/10.1109/dac.1990.114920
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Clock distribution in application specific integrated circuitsMicroelectronics Journal, 1987
- Design and analysis of a hierarchical clock distribution system for synchronous standard cell/macrocell VLSIIEEE Journal of Solid-State Circuits, 1986
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Asynchronous and Clocked Control Structures for VSLI Based Interconnection NetworksIEEE Transactions on Computers, 1983
- Synchronizing Large Systolic ArraysPublished by SPIE-Intl Soc Optical Eng ,1982
- Synchronous Versus Asynchronous Computation In Very Large Scale Integrated (VLSI) Array ProcessorsPublished by SPIE-Intl Soc Optical Eng ,1982
- On Steiner’s Problem with Rectilinear DistanceSIAM Journal on Applied Mathematics, 1966
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948