A high-performance OC-12/OC-48 queue design prototype for input-buffered ATM switches
- 23 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 20-28
- https://doi.org/10.1109/infcom.1997.635110
Abstract
No abstract availableKeywords
This publication has 21 references indexed in Scilit:
- FPGA prototype queuing module for high performance ATM switchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SPARC64: a 64-b 64-active-instruction out-of-order-execution MCM processorIEEE Journal of Solid-State Circuits, 1995
- Efficient input queuing and cell scheduling scheme for scalable ultrabroadband optoelectronic ATM switchingPublished by SPIE-Intl Soc Optical Eng ,1995
- Scalable optoelectronic ATM networks: the iPOINT fully functional testbedJournal of Lightwave Technology, 1995
- Scheduling cells in an input-queued switchElectronics Letters, 1993
- High-speed switch scheduling for local-area networksACM Transactions on Computer Systems, 1993
- Parallel contention resolution control for input queueing ATM switchesElectronics Letters, 1992
- A 1.5 Gb/s 8*8 cross-connect switch using a time reservation algorithmIEEE Journal on Selected Areas in Communications, 1991
- Traffic analysis of a local area network with a star topologyIEEE Transactions on Communications, 1988
- Input Versus Output Queueing on a Space-Division Packet SwitchIEEE Transactions on Communications, 1987