PVD TiN metal gate MOSFETs on bulk silicon and fully depleted silicon-on-insulator (FDSOI) substrates for deep sub-quarter micron CMOS technology
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 781-784
- https://doi.org/10.1109/iedm.1998.746472
Abstract
We report here for the first time an evaluation of a polysilicon capped physical vapor deposited (PVD) titanium nitride (TiN) metal gate integration on sub-quarter micron CMOSFETs using bulk Si and FDSOI substrates. In addition to eliminating poly depletion effects and lowering gate line resistance, the use of the TiN gate enables lower Vt when used with FDSOI substrates instead of bulk Si. Excellent on-off and short channel characteristics can be obtained with the TiN gate. Issues associated with Leff and reliability are also discussed.Keywords
This publication has 6 references indexed in Scilit:
- Gate oxide integrity (GOI) of MOS transistors with W/TiN stacked gatePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A comparison of TiN processes for CVD W/TiN gate electrode on 3 nm gate oxidePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Feasibility of using W/TiN as metal gate for conventional 0.13 μm CMOS technology and beyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 0.25 μm CMOS technology with 45 Å NO-nitrided oxidePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Tantalum-gate thin-film SOI nMOS and pMOS for low-power applicationsIEEE Transactions on Electron Devices, 1997
- Gate capacitance attenuation in MOS devices with thin gate dielectricsIEEE Electron Device Letters, 1996