A 0.25 μm CMOS technology with 45 Å NO-nitrided oxide

This publication has 4 references indexed in Scilit:

• 21 psec switching 0.1 μm-CMOS at room temperature using high performance Co salicide process
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Novel NICE (nitrogen implantation into CMOS gate electrode and source-drain) structure for high reliability and high performance 0.25 μm dual gate CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Gate oxynitride grown in nitric oxide (NO)
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Scaling the Si MOSFET: from bulk to SOI to bulk
  IEEE Transactions on Electron Devices, 1992