Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip
Top Cited Papers
- 22 December 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Managing the complexity of designing chips containing billions of transistors requires decoupling computation from communication. For the communication, scalable and compositional interconnects, such as networks on chip (NoC), must be used. In this paper we show that guaranteed services are essential in achieving this decoupling. Guarantees typically come at the cost of lower resource utilization. To avoid this, they must be used in combination with best-effort services. The key element of our NoC is a router consisting conceptually of two parts: the so-called guaranteed throughput (GT) and best-effort (BE) routers. We combine the GT and BE router architectures in an efficient implementation by sharing resources. We show the trade offs between hardware complexity and efficiency of the combined router, and motivate our choices. Our reasoning for the trade offs is validated with a prototype router implementation. We show a lay-out of an input-queued wormhole 5 脳 5 router with an aggregate bandwidth of 80 Gbit/s. It occupies 0.26 mm2 in CMOS12. This shows that our router provides high performance at reasonable cost, bringing NoCs one step closer.Keywords
This publication has 11 references indexed in Scilit:
- Networks on silicon: combining best-effort and guaranteed servicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Chain: a delay-insensitive chip area interconnectIEEE Micro, 2002
- Networks on chips: a new SoC paradigmComputer, 2002
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001
- Addressing the system-on-a-chip interconnect woes through communication-based designPublished by Association for Computing Machinery (ACM) ,2001
- Powering networks on chipsPublished by Association for Computing Machinery (ACM) ,2001
- System-level design: orthogonalization of concerns and platform-based designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
- Service disciplines for guaranteed performance service in packet-switching networksProceedings of the IEEE, 1995
- The performance analysis of an input access scheme in a high-speed packet switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Input Versus Output Queueing on a Space-Division Packet SwitchIEEE Transactions on Communications, 1987