A theoretical expression for the impedance of reverse-biased P-N junctions with deep traps
- 31 March 1971
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 14 (3) , 227-231
- https://doi.org/10.1016/0038-1101(71)90036-0
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- THERMAL EMISSION RATES OF CARRIERS AT GOLD CENTERS IN SILICONApplied Physics Letters, 1969
- The spatial variation of the charged gold concentration in silicon p-n step junctionsIEEE Transactions on Electron Devices, 1968
- Capacitance of Junctions on Gold-Doped SiliconJournal of Applied Physics, 1968
- An accurate numerical steady-state one-dimensional solution of the P-N junctionSolid-State Electronics, 1968
- On the Reverse‐Biased Capacitance of Step p+‐n Junctions with TrapsPhysica Status Solidi (b), 1968
- Computer simulation of a gold-doped diodeElectronics Letters, 1967
- Space-Charge Capacitance of Asymmetric, Abrupt p-n JunctionsJournal of Applied Physics, 1967
- Depletion-Layer Capacitance of p+n Step JunctionsJournal of Applied Physics, 1967
- Gold as a recombination centre in siliconSolid-State Electronics, 1965
- Frequency dependence of the reverse-biased capacitance of gold-doped silicon P+N step junctionsIEEE Transactions on Electron Devices, 1964