Dynamic leakage cut-off scheme for low-voltage SRAM's

This publication has 3 references indexed in Scilit:

• A 0.8 V/100 MHz/sub-5 mW-operated mega-bit SRAM cell architecture with charge-recycle offset-source driving (OSD) scheme
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A deep sub-V, single power-supply SRAM cell with multi-V/sub T/, boosted storage node and dynamic load
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Low-power CMOS design through V_TH control and low-swing circuits
  Published by Association for Computing Machinery (ACM) ,1997