Symbolic execution of data paths

This publication has 11 references indexed in Scilit:

• Module assignment and interconnect sharing in register-transfer synthesis of pipelined data paths
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Ensemble representation and techniques for exact control-dependent scheduling
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Implicit state enumeration of finite state machines using BDD's
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Sequential circuit verification using symbolic model checking
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• HSIS
  Published by Association for Computing Machinery (ACM) ,1994
• Higher-level specification and verification with BDDs
  Published by Springer Nature ,1993
• Combined hardware selection and pipelining in high-performance data-path design
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• A formal approach to the scheduling problem in high level synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Force-directed scheduling for the behavioral synthesis of ASICs
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Architectural synthesis for DSP silicon compilers
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989